



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/816,741	04/02/2004	Mohamed K. Nezami	064750.0475	1388
45507	7590	07/16/2007		
BAKER BOTTS LLP 2001 ROSS AVENUE 6TH FLOOR DALLAS, TX 75201-2980			EXAMINER SINGH, HIRDEPAL	
			ART UNIT 2611	PAPER NUMBER
			NOTIFICATION DATE 07/16/2007	DELIVERY MODE ELECTRONIC

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

PTOmail3@bakerbotts.com  
PTOmail4@bakerbotts.com

## Office Action Summary

Application No.

10/816,741

Applicant(s)

NEZAMI, MOHAMED K.

Examiner

Hirdepal Singh

Art Unit

2611

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 02 April 2004.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-20 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 02 April 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
  - ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- ☒ Notice of References Cited (PTO-892)
- ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- ☒ Information Disclosure Statement(s) (PTO/SB/08)  
Paper No(s)/Mail Date 4/2/04.
- ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.
- ☐ Notice of Informal Patent Application
- ☐ Other: \_\_\_\_\_.

### **DETAILED ACTION**

This action is in response to the original filing date of April 02, 2004. Claims 1-20 are pending and have been considered below.

#### ***Specification***

1. The disclosure is objected to because of the following informalities:

Page 7 of the specification (line 17) referring to figure 1, applicant describes "Automatic gain controller 32 estimates....", However, in figure 1 automatic gain controller is marked as block 30. Examiner suggests changing the reference to automatic gain controller as block no 30.

Appropriate correction is required.

#### ***Claim Rejections - 35 USC § 103***

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1-4, 7, 8, 10-13, 16, 17, and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Carleton (US 6,757,344) in view of Padovani et al. (US

2003/0063583).

**Regarding Claims 1, 10, and 19:**

Carleton discloses a system and method for determining frequency offset estimates (figure 2; abstract) comprising;

- receiving a signal at an offset estimator, the signal conveying a plurality of symbols (abstract; column 7, lines 1-12);
- taking a Fourier transform of the zero-padded signal to yield a transformed signal (206, 218 in figure 2; column 1, lines 60-67; column 2, lines 44-48);
- establishing a maximum power of the transformed signal (4-2 in figure 4; column 6, lines 30-34, and 58-63; column 7, lines 42-58); and
- generating a frequency offset estimate based on the maximum power of the transformed signal (column 6, lines 26-34; column 8, lines 32-41);

Carleton discloses all the subject matter as described above, but doesn't explicitly disclose zero-padding the received signal in a time domain of the received signal to yield a zero-padded signal.

Padovani in the same field of endeavor discloses a method of zero-padding the signal (paragraph 0124).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to zero-padding in time domain as taught by Padovani

in order to get increased sampling rate in the frequency domain in Carleton system for better performance.

**Regarding Claims 2, and 11:**

Carleton further discloses generating the frequency offset estimate based on the maximum power of the transformed signal by generating the frequency offset estimate as being substantially equivalent to the maximum power of the transformed signal (column 6, lines 28-34 determining the offset estimate based on greatest power of subsamples is interpreted as the estimate is substantially equivalent to maximum power).

**Regarding Claims 3, and 12:**

Carleton discloses all the subject matter as described above except for explicitly teaching converting the received signal to a baseband frequency using a preamble of a packet of the received signal, the preamble comprising less than ten percent of the packet.

Padovani in the same field of endeavor, teaches that the preamble of the signal comprises less than ten percent (3.1 percent) of the data packet (paragraph 0121).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to use the short preamble in the signal in order to reduce the interference and at the same time keeping the probability of false acquisition at a minimum level.

**Regarding Claims 4, and 13:**

Carleton further discloses establishing maximum power of the transformed signal further comprises locating a Fourier transform bin corresponding to the maximum power (4-2 in figure 4; column 6, lines 27-34; greatest maximum power of the subsamples of sub-carriers is interpreted as max. power of fft bin).

**Regarding Claims 7, and 16:**

Carleton further discloses adjusting the received signal in accordance with at least one of the frequency offset estimate, a phase offset estimate, and a residual error estimate (abstract; column 4, lines 5-10; the frequency offset compensator adjust the signal for frequency offset).

**Regarding Claims 8, and 17:**

Carleton discloses all the subject matter as described above and, further discloses adjusting the received signal in accordance with at least one of the frequency offset estimate, a phase offset estimate, and a residual error estimate (abstract; column 4, lines 5-10; the frequency offset compensator adjust the signal for frequency offset), and decoding/detecting the corrected signal to yield the plurality of symbols (208 in figure 2; recovered signal is interpreted to be the decoded output symbols).

Art Unit: 2611

3. Claims 5, and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Carleton (US 6,757,344) in view of Becker et al. (US 6,218,896).

**Regarding Claims 5, and 14:**

Carleton discloses establishing maximum power of the transformed signal comprising locating a Fourier transform bin corresponding to the maximum power as above, but doesn't explicitly disclose determining a phase offset estimate from a fast Fourier transform bin corresponding to the maximum power.

However, Becker in the same field of endeavor discloses phase offset estimate from a fast Fourier transform bin or chirp z-transform corresponding to the maximum power (330-334 in figure 3; column 1, lines 15-20, 42-52; column 2, lines 7-12).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to determine the phase offset estimate from a fft bin corresponding to maximum power in order to correct the offset in the in the received signal.

4. Claims 6, and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Carleton (US 6,757,344) in view of Padovani et al. (US 2003/0063583) as applied to claims 1, and 10 above, and further in view of Miet (US 6,499,008).

**Regarding Claims 6, and 15:**

Carleton discloses all the subject matter as described above except for explicitly teaching generating a decoded signal from the received signal, comparing the received signal with the decoded signal, and determining a residual error estimate in accordance with the comparison.

Miet in the same field of endeavor, teaches producing a decoded signal, comparing the decoded signal with original signal i.e. received signal to get residual error (column 2, lines 15-23).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to compare the received signal with decoded signal to get the residual error estimate in order to make the offset estimate and to correct the error.

5. Claims 9, and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Carleton (US 6,757,344) in view of Padovani et al. (US 2003/0063583) as applied to claims 1, and 10 above, and further in view of Sachse et al. (US 2004/0086070).

**Regarding Claims 9, and 18:**

Carleton discloses all the subject matter as described above except that the apparatus comprising a numerically controlled oscillator to receive, the frequency offset estimate, a phase offset estimate, a residual error correction, and adjust the received signal in accordance with the frequency offset estimate, the phase offset estimate, and the residual error correction.



Sachse in the same field of endeavor, teaches correcting the signal according to frequency offset and phase offset (paragraph 0019), and further discloses a numerically controlled oscillator among different modules where the modules receives from FEC i.e. frequency error corrector or PEC i.e. phase error corrector or both (paragraph 0055; 340 in figures 3-4).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to adjust the received signal according to the frequency offset estimate, a phase offset estimate, and a residual error estimate by using a NCO i.e. numerically controlled oscillator in order to get advantage of the digital properties and to synthesize a wide range of precise frequency ratios.

6. Claim 20 is rejected under 35 U.S.C. 103(a) as being unpatentable over Carleton (US 6,757,344) in view of Padovani et al. (US 2003/0063583), in view of Becker et al. (US 6,218,896), in view of Miet (US 6,499,008), and further in view of Sachse et al. (US 2004/0086070).

**Regarding Claim 20:**

Carleton discloses a system and method for determining frequency offset estimates (figure 2; abstract) comprising;

- receiving a signal at an offset estimator, the signal conveying a plurality of symbols (abstract; column 7, lines 1-12);
- taking a Fourier transform of the zero-padded signal to yield a transformed signal

(206, 218 in figure 2; column 1, lines 60-67; column 2, lines 44-48);

- establishing a maximum power of the transformed signal (4-2 in figure 4; column 6, lines 30-34, and 58-63; column 7, lines 42-58), further discloses establishing maximum power of the transformed signal further comprises locating a Fourier transform bin corresponding to the maximum power (4-2 in figure 4; column 6, lines 27-34; greatest maximum power of the subsamples of sub-carriers is interpreted as max. power of fft bin);
- generating a frequency offset estimate based on the maximum power of the transformed signal (column 6, lines 26-34; column 8, lines 32-41);
- adjusting the received signal in accordance with at least one of the frequency offset estimate, a phase offset estimate, and a residual error estimate (abstract; column 4, lines 5-10; the frequency offset compensator adjust the signal according to frequency offset), and decoding/detecting the corrected signal to yield the plurality of symbols (208 in figure 2; recovered signal is interpreted to be the decoded output symbols).

Carleton discloses all the subject matter as described above, except specifically teaching zero-padding the received signal in a time domain of the received signal to yield a zero-padded signal, converting the received signal to a baseband frequency using a preamble of a packet of the received signal, the preamble comprising less than ten percent of the packet, generating a decoded signal from the received signal to comparing the received signal with the decoded signal, determining a residual error estimate in accordance with the comparison, a numerically controlled oscillator to receive the frequency offset estimate, a phase offset estimate, a residual error

correction, and adjust the received signal in accordance with the frequency offset estimate, the phase offset estimate, and the residual error correction, and determining a phase offset estimate from a fast Fourier transform bin corresponding to the maximum power.

Padovani in the same field of endeavor discloses a method of zero-padding the signal (paragraph 0124), and that the preamble of the signal comprises less than ten percent (3.1 percent) of the data packet (paragraph 0121)

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to zero-padding in time domain as taught by Padovani in order to get increased sampling rate in the frequency domain in Carleton system for better performance, and to use the short preamble in the signal in order to reduce the interference and at the same time keeping the probability of false acquisition at a minimum level.

Miet in the same field of endeavor teaches producing a decoded signal, comparing the decoded signal with original signal i.e. received signal to get residual error (column 2, lines 15-23).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to compare the received signal with decoded signal to get the residual error estimate in order to make the offset estimate and to correct the error.

Sachse in the same field of endeavor, teaches correcting the signal according to frequency offset and phase offset (paragraph 0019), and further discloses a numerically

Art Unit: 2611

controlled oscillator among different modules where the modules receives from FEC i.e. frequency error corrector or PEC i.e. phase error corrector or both (paragraph 0055; 340 in figures 3-4).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to adjust the received signal according to the frequency offset estimate, a phase offset estimate, and a residual error estimate by using a NCO i.e. numerically controlled oscillator in order to get advantage of the digital properties and to synthesize a wide range of precise frequency ratios.

Becker in the same field of endeavor discloses phase offset estimate from a fast Fourier transform bin or chirp z-transform corresponding to the maximum power (330-334 in figure 3; column 1, lines 15-20, 42-52; column 2, lines 7-12).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to determine the phase offset estimate from a fft bin corresponding to maximum power in order to correct the offset in the in the received signal.

### ***Conclusion***

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

a. Sachse et al. (US 7,180,960) discloses a phase, and frequency error corrector.

Art Unit: 2611

b. Kolze (US 7,184,506) discloses a frequency and phase error compensation system and method.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hirdepal Singh whose telephone number is 571-270-1688. The examiner can normally be reached on Mon-Fri (Alternate Friday Off) 8:00AM-5:00PM EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Shuwang Liu can be reached on 571-272-3036. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

HS  
July 9, 2007



Shuwang Liu  
SPE-2611

SHUWANG LIU  
SUPERVISORY PATENT EXAMINER